

# Patrick Carpanedo

---

## Masters Student

patrickcarpanedo@gmail.com | patrick.carpcompanion.com

LinkedIn | github.com/pfcarp

Boston, MA

## Education

---

- 2021 - Expected 2025 **Master's Computer Science** *Boston University* MA, USA
- 2016 - 2020 **Bachelors of Arts in Physics** *College of the Holy Cross* MA, USA
- 2012 - 2016 **High School Diploma** *Boston College High School* MA, USA

## Research Interest

---

Investigating, assembling, designing, and testing high-performance safety-critical cyber-physical systems (CPS), with special focus on integrating FPGAs for sensor-fusion and resource management. Also, interested in investigating practical applications of network communication and programmable logic within the automotive world to discover new ways to promote safety, efficiency, and verifiability. Currently, focused on novel uses with hybrid CPU+FPGA platforms to potentially provide a transparent memory profiler for offboard analysis.

## Publications & Presentations

---

### International Conference & Workshop Papers

---

- Weifan Chen, Ivan Izhbirdeev, Denis Hoornaert, Shahin Roozkhosh, **Patrick Carpanedo**, Sanskriti Sharma, and Renato Mancuso. Low-Overhead Online Assessment of Timely Progress as a System Commodity. In 35th Euromicro Conference on Real-Time Systems (ECRTS 2023). Leibniz International Proceedings in Informatics (LIPIcs), Volume 262, pp. 13:1-13:26, Schloss Dagstuhl – Leibniz-Zentrum für Informatik (2023) <https://doi.org/10.4230/LIPIcs.ECRTS.2023.13> ECRTS

### Presentation

---

- Shahin Roozkhosh, Bassel El Mabsout, Cristiano Rodrigues, **Patrick Carpanedo**, Denis Hoornaert, Su Min Tan, Benjamin Lubin, Marco Caccamo, Sandro Pinto, and Renato Mancuso. Burning Fetch Execution: A Framework for Zero-Trust Multi-Party Confidential Computing. In 2024 Technology Innovation Institute (TII) GENZERO Workshop.

## Proposal Writing

---

### > Efficient control for energy constrained quadrupeds proposal

---

*PIs: Prof. Sabrina Neuman, Prof. Renato Mancuso*

NSF-medium proposal aiming to enable a new class of low cost, power-efficient robots through improving neural network control for under-instrumented limbed robots, exploration hardware/software co-designing techniques for energy-efficient control, and designing efficient learned runtime adaptation techniques on constrained platforms

### > (TII) Genzero Proposal

---

*PIs: Benjamin Lubin, Marco Caccamo, Sandro Pinto, Renato Mancuso*

Joint effort between PhD candidates from Boston University, University of Minho, and Technical University of Munich to develop zero trust framework for multi-party confidential computing. Contributed to proposal development and creation of a successful prototype demonstration. The proposal was accepted and the team was awarded the Best Presentation Award.

## Research Positions

---

Spring 2022 - ongoing **Masters Student Researcher** *Cyber Physical Systems Lab* Boston, MA, USA

---

- Researching and implementing methods for allowing AXI over Ethernet
- Integration of hardware infrastructure to evaluate and measure phases in an executing program
- Assembling and maintaining servers (e.g. MegaMind and Proxmox Cluster) for CPS Lab use to facilitate research and collaboration and ease the access to development boards and related software
- Participating in pseudo-Technical Program Committee (TPC) meetings with Lead P.I. to review papers.
- Volunteering to assist or lead students enrolled in directed studies inside of CPS lab.

Summer 2019 **Research Assistant** *College of the Holy Cross* Worcester, MA, USA

---

- Gathered and assembled subsystems of the Beam Profile Monitor (BPM) system
- Verified electrical tolerances and timings each components of the BPM systems
- Debugged the BPM system through a gamut experiments which were logged and relayed to the Lead P.I.
- Arranged presentations and discussions weekly on the experiment findings with a different research group

## Notable Research

---

> AXI over Ethernet

---

This work revolves around using Programmable Logic to export bus-level memory transactions packed into an Ethernet frame and sent through dedicated low-latency high-bandwidth external optical interfaces. This would allow for methods such as Control Flow Integrity checks, Digital Twinning, and Remote Memory Access to happen transparently without code/kernel instrumentation. In the future, the work will be expanded to handle coherent bus traffic that is architecture agnostic.

> Burning Fetch Execution: A Framework for Zero-Trust Multi-Party Confidential Computing

---

This work tackles the gap in existing safeguarding technology by avoiding byte-level decryption until it is immediately fetched by the processor, only to burn it right after. We perform on-the-fetch data decryption, immediately followed by burning, i.e., erasing right after processing cycles. Thus, BFX minimizes the existence of sensitive data in-use. BFX does not demand new processing hardware units nor requires restructuring application software.

## Teaching and Mentoring

---

Spring 2024 - Ongoing **F1Tenth Directed Study Mentor** *Boston University* Boston, MA, USA

---

- Assisting undergraduates with hardware associated with F1tenth related projects
- Teaching undergraduates the basics of electronic design and electronic components
- Ensuring the safety of undergraduates when handling high current and sensitive electronics

Spring 2024 **Persistence of Vision Directed Study Mentor** *Boston University* Boston, MA, USA

---

- Guiding undergraduates on designing low-level software with respect to the underlying hardware with a focus on timing requirements for a Persistence of Vision (PoV) Display
- Assisting undergraduates understand and debug the gap between code and physical outputs
- Customizing the circuit layout for additional features or corrections from previous student attempts

- 
- Attended weekly meeting to learn about mentoring skills and developed a mentoring style
  - Lead weekly individual and group meetings with four undergraduates to develop hardware/software modules for a Persistence of Vision (PoV) Display
  - Designed or sourced circuit boards, electrical components, and hardware after verifying compatibility and tolerances
  - Guided undergraduates on how to search, read, and verify academic research papers

- 
- Taught undergraduates the basics of Vivado Design Suite and functions of FPGAs
  - Delegated tasks to undergraduates in order to debug and learn about Processor, FPGA, and ethernet Connectivity
  - Arranged weekly meeting to discuss undergraduate findings on particular modules and board designs while evaluating the proceeding goals

## Affiliations

---

Cyber Physical Systems Lab

Alter Byte Corp

## Professional Experience

---

- 
- Collaborated with the college technical director and student scene designer to construct sets
  - Created schematics to follow when cutting lumber and assembling pieces of the set
  - Coordinated groups of students on tasks to assemble and furnish sets
  - Communicated with directors and set designers on progress of set and accommodated any desired details or changes

- 
- Assisted in creating sets for the department plays by following a schematic, manufacturing, and assembling components, and compensating for any error along the way
  - Guided assistants on correct use of tools and provided advanced techniques to address certain cases
  - Relayed instructions from Technical Director to sub group(s)
  - Provided assistance to other technical teams within the theatre

- 
- Acted as a resource to and ensured the safety of 38 students in their residence hall
  - Planned events with Resident Assistant team members for residents and building
  - Performed safety checks and engaged with residents throughout the semester
  - Relayed information bi-weekly regarding the dormitory and residents in a concise manner to dormitory supervisor

## Honors & Awards

---

- Holy Cross Grant
- 2024 (TII) GENZERO Workshop Best Presentation Award

## Skills

---

- **Programming:** C, C++, Java, Python, SQL
- **Design:** System Verilog, Verilog, CAD, PCB design, Carpentry, Additive/Subtractive Fabrication
- **Hardware Debugging:** Xilinx Integrated Logic Analyzer, ARM Coresight, Circuit Debugging

- **System Administration:** Network Architecture, Virtual Machine Management

## Languages

---

**English** [Native]

**Portuguese** [Fluent]

**Spanish** [Fluent]

## References

---

*References available upon request.*